Schematex/Playground

/ PLAYGROUND

Live editor

Edit the DSL on the left. Diagram re-renders on the right. Pick a preset below to start from a real example, or paste output from ChatGPT / Claude — the DSL is designed for LLMs to emit on the first try.

logic-gate·§ IEEE 91-1984
↘ preview
100%
1-bit Full Adder Logic gate diagram with 5 gates, 3 inputs, 2 outputs XOR AND XOR AND OR A B Cin Sum Cout 1-bit Full Adder
UTF-8 · LF · 8 lines · 142 chars✓ parsed·3.7 ms·5.2 KB SVG
Playground — paste LLM output, see SVG live · Schematex